Regviz

NXP Semiconductors /LPC1102_04 /SYSCON /PIOPORCAP0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PIOPORCAP0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC1102_04/SYSCON/PIOPORCAP0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CAPPIO0_0)CAPPIO0_0 0RESERVED0 (CAPPIO0_8)CAPPIO0_8 0 (CAPPIO0_9)CAPPIO0_9 0 (CAPPIO0_10)CAPPIO0_10 0 (CAPPIO0_11)CAPPIO0_11 0 (CAPPIO1_0)CAPPIO1_0 0 (CAPPIO1_1)CAPPIO1_1 0 (CAPPIO1_2)CAPPIO1_2 0 (CAPPIO1_3)CAPPIO1_3 0RESERVED 0 (CAPPIO1_6)CAPPIO1_6 0 (CAPPIO1_7)CAPPIO1_7 0RESERVED

Description

POR captured PIO status 0

Fields

CAPPIO0_0

Raw reset status input PIO0_0
RESERVED

Reserved.
CAPPIO0_8

Raw reset status input PIO0_8
CAPPIO0_9

Raw reset status input PIO0_9
CAPPIO0_10

Raw reset status input PIO0_10
CAPPIO0_11

Raw reset status input PIO0_11
CAPPIO1_0

Raw reset status input PIO1_0
CAPPIO1_1

Raw reset status input PIO1_1
CAPPIO1_2

Raw reset status input PIO1_2
CAPPIO1_3

Raw reset status input PIO1_3
RESERVED

Reserved.
CAPPIO1_6

Raw reset status input PIO1_6
CAPPIO1_7

Raw reset status input PIO1_7
RESERVED

Reserved.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data